



UNITED STATES PATENT AND TRADEMARK OFFICE

Gr
UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/822,532	03/30/2001	Cheng-Wei Lee	67,200-390	4786

7590 10/04/2002

TUNG & ASSOCIATES
Suite 120
838 W. Long Lake Road
Bloomfield Hills, MI 48302

EXAMINER

BROWN, CHARLOTTE A

ART UNIT PAPER NUMBER

1765

DATE MAILED: 10/04/2002

2

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No. 09/822,532	Applicant(s) Lee
Examiner Charlotte Brown	Art Unit 1765

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on Jan 20, 2002

2a) This action is FINAL. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11; 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-20 is/are pending in the application.

4a) Of the above, claim(s) _____ is/are withdrawn from consideration.

5) Claim(s) _____ is/are allowed.

6) Claim(s) 1-20 is/are rejected.

7) Claim(s) _____ is/are objected to.

8) Claims _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on _____ is/are a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

11) The proposed drawing correction filed on _____ is: a) approved b) disapproved by the Examiner.
If approved, corrected drawings are required in reply to this Office action.

12) The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

13) Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All b) Some* c) None of:

1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

*See the attached detailed Office action for a list of the certified copies not received.

14) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).
a) The translation of the foreign language provisional application has been received.

15) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

1) Notice of References Cited (PTO-892)

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO-1449) Paper No(s). _____

4) Interview Summary (PTO-413) Paper No(s). _____

5) Notice of Informal Patent Application (PTO-152)

6) Other: _____

Art Unit: 1765

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chakravorty (US 6,181,569) in view of Lin (US 6,383,916) and further in view of Wolf et al., "Silicon Processing for the VLSI Era", vol. 1, page 529.

Chakravorty discloses a low cost chip size package and method of fabricating the same. A wafer is provided which contains numerous integrated circuit chips. The wafer contains input and output contact pad regions, referred to as chip contact pads (Column 7, lines 45-55). This reads on the applicant's limitation of providing a pre-processed electronic substrate with a plurality of input/output pads formed on a top surface. A dielectric layer is deposited on a wafer. The dielectric layer can be a photosensitive material such as polyimide. Clearance holes are formed in the wafer. The clearance holes could be fabricated by well known lithographic techniques. Clearance holes are made by etching the film selectively over the I/O pad regions by using a

Art Unit: 1765

mask. This reads on the applicant's limitation of photolithographically forming a plurality of openings with one on each of the plurality of I/O pads. Next, a metal layer is deposited which electrically connects to the chip contact pads. The metal layer could be aluminum, chromium, nickel or a combination of metal or multiple metal layers. The metal is deposited using established techniques such as sputtering (Column 8, lines 32-45). This reads on the applicant's limitation of sputter depositing a metal comprising Al filling said plurality of openings and covering a top surface of the insulating material layer. Metal bump regions are formed in the structure. Methodologies established in the area of chemical-mechanical polishing could also be employed for a controlled process for exposure of the metal bump regions. The layers not covered by bumps are removed by an etching process.

Unlike the claimed invention, Chakravorty does not teach a method for removing the insulating material by a wet etching process.

Lin teaches a method of closely interconnecting integrated circuits contained within a semiconductor wafer to electrical circuits surrounding the semiconductor wafer. A silicon wafer is provided. A dielectric layer is deposited over the devices and the substrate. A thick polyimide layer is deposited over the substrate. The polyimide layer is etched under an angle of about 75 degrees with the following curing being done under an angle of 45 degrees. When a photosensitive polymer is used, a wet etch can be applied (Column 7, lines 42-60).

It is the Examiner's position that a person having ordinary skill in the art would have found it obvious to modify Chakravorty with method of wet etching the polyimide material, the

Art Unit: 1765

insulating material, as taught by Lin. Chakravorty is not particular about the type of etching process used to remove the insulating material and since wet etching is a known process that has found widespread acceptance in microelectronic fabrication (See Silicon Processing for the VLSI Era, Volume 1, page 529) its use would have been anticipated in order to achieve a reasonable expectation of success.

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. (US 4,980,034 and US 5,976,710).

4. Any inquiry concerning this communication from the Examiner should be directed to Charlotte A. Brown whose telephone number is 703-305-0727. The Examiner can normally be reached during the hours of 9:00AM to 6:30PM.

The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9310 for regular communications and 703-872-9311 for After Final communications.

CAB

October 1, 2002


BENJAMIN L. UTECH
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 1700